SUNKARI, SASIDHAR; CHAKRABORTY, SUPRATIK; VEDULA, VIVEKANANDA; MANEPARAMBIL, KAILASNATH
(IEEE, 2007)
Symbolic simulation is an important technique used informal property verification and test generation for digital circuits. Existing symbolic simulators predominantly operate at the gate level, reasoning about individual ...