• Login
    View Item 
    •   DSpace Home
    • IITB Publications
    • Article
    • View Item
    •   DSpace Home
    • IITB Publications
    • Article
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Impact of Fringe Capacitance on the Performance of Nanoscale FinFETs

    Thumbnail
    Date
    2010
    Author
    MANOJ, CR
    SACHID, AB
    YUAN, F
    CHANG, CY
    RAO, VR
    Metadata
    Show full item record
    Abstract
    In this letter, we report the enhanced fringe capacitance in FinFETs when compared to the equivalent planar MOSFETs at the 22-nm node. We show that this increase is due to the 3-D nature of the device and also due to the close proximity of the source/drain (S/D) epitaxial (epi) region to the metal gate. Using well-calibrated 3-D mixed-mode simulations, we show that this will cause the performance of FinFETs to be significantly degraded, unless proper device optimizations are carried out. Our results also indicate that the selective epi growth of S/D may adversely affect the overall performance of FinFETs, although it is effective in reducing series resistance. The increased parasitic components in FinFETs can be a serious issue for FinFET circuits with a large fan-out, and the solution lies in the aggressive fin pitch reduction, as shown in this letter.
    URI
    http://dx.doi.org/10.1109/LED.2009.2035934
    http://dspace.library.iitb.ac.in/xmlui/handle/10054/8346
    http://hdl.handle.net/10054/8346
    Collections
    • Article [17018]

    DSpace software copyright © 2002-2016  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    Atmire NV
     

     

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    DSpace software copyright © 2002-2016  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    Atmire NV