Performance optimization of 60 nm channel length vertical MOSFETs using channel engineering

DSpace/Manakin Repository

Performance optimization of 60 nm channel length vertical MOSFETs using channel engineering

Show full item record

Title: Performance optimization of 60 nm channel length vertical MOSFETs using channel engineering
Author: SHRIVASTAV, G; MAHAPATRA, S; RAMGOPAL RAO, V; VASI, J
Abstract: A comprehensive study has been performed to optimize the electrical characteristics of delta doped channel MOSFETs (D2FETs) having channel length of 60 nm. Extensive 2D device simulations have been employed to show that D2FETs exhibit higher drain current drive and reduced short channel and hot carrier effects compared to MOSFETs having uniform channel doping. The improvement has been found significant when the delta peak is shifted near the source end of the channel. Device simulations show acceptable short channel effects for 60 nm D2FETs when the gate oxide thickness is reduced to the 2.5-3 nm regime.
URI: 10.1109/ICVD.2001.902703
http://hdl.handle.net/10054/226
http://dspace.library.iitb.ac.in/xmlui/handle/10054/226
Date: 2001


Files in this item

Files Size Format View
19518.pdf 334.1Kb PDF View/Open

This item appears in the following Collection(s)

Show full item record

Search DSpace


Advanced Search

Browse

My Account