Using soft secondary electron programming to reduce drain disturb in floating-gate nor flash EEPROMs

DSpace/Manakin Repository

Using soft secondary electron programming to reduce drain disturb in floating-gate nor flash EEPROMs

Show full item record

Title: Using soft secondary electron programming to reduce drain disturb in floating-gate nor flash EEPROMs
Author: MAHAPATRA, S; BHARATH KUMAR, P; NAIR, DR
Abstract: A novel concept of soft secondary electron programming (SSEP) is introduced and shown to be a promising programming scheme for scaled NOR flash electrically erasable programmable read-only memories. Although the mechanism is similar to that of the channel-initiated secondary electron (CHISEL) programming, SSEP uses an "optimum" substrate bias that results in a lower drain disturb compared with both channel hot electron (CHE) and conventional CHISEL programming schemes. The concept behind minimizing drain disturb is discussed. SSEP is shown to give faster programming and lower disturb than CHE at all operating conditions, as well as better program/disturb margin compared with conventional CHISEL programming at similar program speed or disturb time. The effect of repeated program/erase cycling using SSEP is compared against CHE and CHISEL cycling.
URI: http://dx.doi.org/10.1109/TDMR.2006.871149
http://hdl.handle.net/10054/139
http://dspace.library.iitb.ac.in/xmlui/handle/10054/139
Date: 2006


Files in this item

Files Size Format View
33920 200.5Kb Unknown View/Open

This item appears in the following Collection(s)

Show full item record

Search DSpace


Advanced Search

Browse

My Account