DSpace
 

DSpace at IIT Bombay >
IITB Publications >
Article >

Please use this identifier to cite or link to this item: http://dspace.library.iitb.ac.in/jspui/handle/10054/99

Title: Explanation of P/E cycling impact on drain disturb in flash EEPROMs under CHE and CHISEL programming operation
Authors: MAHAPATRA, S
NAIR, DR
SHUKURI, S
BUDE, JD
Keywords: computer simulation
electron tunneling
flash memory
monte carlo methods
Issue Date: 2005
Publisher: IEEE
Citation: IEEE Transactions on Electron Devices 54(4), 534-40
Abstract: The impact of program/erase (P/E) cycling on drain disturb in NOR Flash EEPROM cells under channel hot electron (CHE) and channel-initiated secondary electron (CHISEL) programming operation is studied. Charge gain disturb increases and charge loss disturb decreases after cycling under CHE and CHISEL operation. Carefully designed experiments and fullband Monte Carlo simulations were used to explain this behavior. P/E cycling induced degradation in gate coupling coefficient and the resulting increase in source/drain leakage, reduction in band-to-band tunneling and change in carrier injection area seems to explain well the behavior of CHE and CHISEL drain disturb after cycling.
URI: http://hdl.handle.net/10054/99
http://dspace.library.iitb.ac.in/xmlui/handle/10054/99
Appears in Collections:Article

Files in This Item:

File Description SizeFormat
30538351.44 kBUnknownView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback