DSpace at IIT Bombay >
IITB Publications >
Please use this identifier to cite or link to this item:
|Title: ||Optimum Body Bias Constraints for Leakage Reduction in High-k Complementary Metal-Oxide-Semiconductor Circuits|
|Authors: ||CHAWDA, PK|
|Issue Date: ||2009|
|Publisher: ||JAPAN SOC APPLIED PHYSICS|
|Citation: ||JAPANESE JOURNAL OF APPLIED PHYSICS, 48(5), -|
|Abstract: ||A significantly increased subthreshold leakage is observed in devices with high-k gate dielectric due to gate fringing field effects. Further, the drain to body band-to-band tunnelling leakage (BTBT) current also increases with the value of dielectric constant (k), particularly for high-k p-channel metal-oxide-semiconductor field-effect transistors (p-MOSFETs). We show that this increase with k is due to a gate-to-drain fringing field induced increase in the local electric field, across the gate overlap region of drain junction. Due to these reasons, the circuit technique of applying an optimum body bias to minimize the total leakage, is least effective in high-k p-MOSFETs. Our results also show that, because of the degraded subthreshold characteristics in high-k MOSFETs, the effectiveness of body bias in controlling the gate leakage is further reduced for scaled CMOS technologies employing high-k gate dielectric. (C) 2009|
|Appears in Collections:||Article|
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.