DSpace
 

DSpace at IIT Bombay >
IITB Publications >
Proceedings papers >

Please use this identifier to cite or link to this item: http://dspace.library.iitb.ac.in/jspui/handle/10054/581

Title: Performance of channel engineered SDODEL MOSFET for mixed signal applications
Authors: SARKAR, P
MALLIK, A
SARKAR, CK
RAMGOPAL RAO, V
Keywords: computer simulation
signal analysis
drain current
capacitance
Issue Date: 2005
Publisher: IEEE
Citation: Proceedings of the IEEE Conference on Electron Devices and Solid-State Circuits, Hong Kong, 19-21 December 2005, 687-690
Abstract: In this paper, with the help of simulations the concepts of source/drain (S/D) impurity profile engineering are proposed for reduction of the junction capacitance (Cj). It has been recently shown that it is possible to realize the benefits of PD- SOI technologies with the help of Source/Drain On Depletion Layer (SDODEL) MOSFETs, employing the bulk technologies. Here, for the first time, we investigated analog performance improvement with Single Halo SDODEL MOSFETs, as well as Double Halo SDODEL MOSFET and compared their performances with Double Halo MOSFETs (which will henceforth be referred as Control MOSFETs) with extensive process and device simulations. Our results show that, in Single Halo SDODEL MOSFET there is a significant improvement in the intrinsic device performance for analog applications (such as device gain, gm/IDetc.) for sub 100nm technologies.
URI: 10.1109/EDSSC.2005.1635368
http://hdl.handle.net/10054/581
http://dspace.library.iitb.ac.in/xmlui/handle/10054/581
ISBN: 0-7803-9339-2
Appears in Collections:Proceedings papers

Files in This Item:

File Description SizeFormat
1635368.pdf610.18 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback