DSpace
 

DSpace at IIT Bombay >
IITB Publications >
Article >

Please use this identifier to cite or link to this item: http://dspace.library.iitb.ac.in/jspui/handle/10054/5310

Title: Steam drum process dynamics and level control of a pressure tube BWR
Authors: GAIKWAD, AJ
VIJAYAN, PK
BHARTIYA, S
KUMAR, R
LELE, HG
SINHA, RK
Keywords: phase natural circulation
power-plant
transient analysis
system
reactor
model
Issue Date: 2010
Publisher: CARL HANSER VERLAG
Citation: KERNTECHNIK, 75(6), 352-362
Abstract: The Advanced Heavy Water Reactor (AHWR) is a pressure tube type light water cooled heavy water moderated Boding Water Reactor (BWR) with natural circulation at all power levels It has parallel inter connected loops with 452 boding channels in the Main Heat Transport (MHT) system configuration These multiple (four) interconnected loops influence the Steam Drum (SD) level control adversely Such a behavior has not been reported in the open literature The M HT configuration has been chosen based on comprehensive overall design requirements and certain Postulated Initiated Events (PIEs) This does not allow the partitioning of the Common Reactor Inlet Header (CRIH If partitioning of the CRIH into four segments is allowed then, it will make each loop independent Then the SD level control problems subside as the unaccounted interaction among the loops is eliminated It has also been observed that the open loop response is stable, non-oscillatory and non diverging for a step change in the feed flow rates A conventional individual 3 element SD level controller cannot account for the highly coupled and interacting behaviors, of the four loops and SD levels To overcome these interactions It is proposed to inter connect all the four steam drums in the liquid and vapor regions respectively The influence of the interconnect configuration and the level controller are studied in detail to find a robust solution The response obtained for unsymmetrical core power disturbances shows that the SD levels do not diverge and quickly settle to the set points assigned with SD interconnect The proposed scheme also works well for most of the PIEs considered
URI: http://dspace.library.iitb.ac.in/xmlui/handle/10054/5310
http://hdl.handle.net/10054/5310
ISSN: 0932-3902
Appears in Collections:Article

Files in This Item:

There are no files associated with this item.

View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback