DSpace
 

DSpace at IIT Bombay >
IITB Publications >
Proceedings papers >

Please use this identifier to cite or link to this item: http://dspace.library.iitb.ac.in/jspui/handle/10054/424

Title: Variance reduction in Monte Carlo capacitance extraction
Authors: BATTERYWALA, SH
DESAI, MP
Keywords: monte carlo methods
capacitance
error analysis
statistical methods
Issue Date: 2005
Publisher: IEEE
Citation: Proceedings of the 18th International Conference on VLSI Design, Kolkata, India, 3-7 January 2005, 85-90
Abstract: In this article we address efficiency issues in implementation of Monte Carlo algorithm For 3D capacitance extraction. Error bounds in statistical capacitance estimation are discussed. Methods to tighten them through variance reduction techniques are detailed. Sample values in implementation of Monte Carlo algorithm are completely determined by the first hop in random walk. This in turn facilitates application of variance reduction techniques like importance sampling and stratified sampling to be used effectively. Experimental results indicate average speedup of 16X in simple uniform dielectric technologies, 7.3X in technologies with layers of dielectrics and 4.6X in technologies having conformal dielectrics.
URI: 10.1109/ICVD.2005.169
http://hdl.handle.net/10054/424
http://dspace.library.iitb.ac.in/xmlui/handle/10054/424
ISSN: 0-7695-2264-5
Appears in Collections:Proceedings papers

Files in This Item:

File Description SizeFormat
30140.pdf451.01 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback