DSpace at IIT Bombay >
IITB Publications >
Proceedings papers >

Please use this identifier to cite or link to this item: http://dspace.library.iitb.ac.in/jspui/handle/10054/398

Title: An on-chip coupling capacitance measurement technique
Authors: NAIR, PA
Keywords: vlsi circuits
charge coupled device
coupled circuit
spatial variables measurement
Issue Date: 2001
Publisher: IEEE
Citation: Proceedings of the Fourteenth International Conference on VLSI Design, Banglore, India, 3-7 January 2001, 495-499
Abstract: We describe a technique for the accurate measurement of on-chip coupling capacitance using a Charge Based Coupling Capacitance Measurement (CBCCM) Technique. Detailed circuit simulations show that this method can measure sub-femtofarad coupling capacitance values, and can be used to isolate and measure components of device capacitance as well.
URI: 10.1109/ICVD.2001.902707
ISBN: 0-7695-0831-6
Appears in Collections:Proceedings papers

Files in This Item:

File Description SizeFormat
19518.pdf276.4 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback