DSpace
 

DSpace at IIT Bombay >
IITB Publications >
Article >

Please use this identifier to cite or link to this item: http://dspace.library.iitb.ac.in/jspui/handle/10054/298

Title: Multi-level programming of NOR flash EEPROMs by CHISEL mechanism
Authors: NAIR, DR
MAHAPATRA, S
SHUKURI, S
BUDE, JD
Keywords: electron tunneling
gates (transistor)
computer programming
electric currents
Issue Date: 2004
Publisher: IEEE
Citation: Proceedings of the 42nd Annual IEEE International Reliability Physics Symposium, Phoenix, USA, 25-29 April 2004, 635-636
Abstract: Multi-level (ML) storage is becoming an important option to achieve high-density flash EEPROMs. This is done by storing different amount of charges in the floating gate (FG) to reliably distinguish different levels and treating these levels as different combination of bits. Since large amount of charges need to be stored in FG for ML operation, faster programming is required so that the overall writing speed is not compromised. In addition, this needs to be done without much increase in programming power. Recently, CHannel Initiated Secondary ELectron (CHISEL) injection was shown as an excellent low power and fast programming scheme for NOR flash EEPROMs. The performance, scalability and reliability of CHISEL were demonstrated for bi-level programming. However to the best of our knowledge, very few studies have focused on the feasibility of using CHISEL mechanism for ML programming. This paper demonstrates the performance and reliability of flash cells under ML CHISEL programming operation. Program transients show excellent self-convergence leading to accurate VT control. Six different bitcell doping schemes were studied and optimized doping is identified based on their program and drain-disturb performance. Cycling endurance was studied on the optimized bitcell. Programmed VT levels show very little degradation, program transients retain their self-convergence, program/disturb margin remains within limit while only the erased VT level shows some degradation after 100K cycling. The impact of bitcell scaling on the performance and reliability of ML CHISEL programming is also explored.
URI: http://hdl.handle.net/10054/298
http://dspace.library.iitb.ac.in/xmlui/handle/10054/298
ISBN: 0-7803-8315-X
Appears in Collections:Article

Files in This Item:

File Description SizeFormat
1315426.pdf184.54 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback