DSpace at IIT Bombay >
IITB Publications >
Proceedings papers >

Please use this identifier to cite or link to this item: http://dspace.library.iitb.ac.in/jspui/handle/10054/245

Title: A predictive reliability model for PMOS bias temperature degradation
Keywords: mosfet
semiconductor device models
semiconductor device reliability
Issue Date: 2002
Publisher: IEEE
Citation: Proceedings of the International Electron Devices Meeting, San Francisco CA, USA, 8-11 December 2002, 505-508
Abstract: Bias temperature degradation is studied in p-MOSFETs. The physical mechanisms responsible for degradation over a wide range of stress bias and temperature have been identified. A novel scaling methodology is proposed that helps in obtaining a simple, analytical model useful for reliability projection.
URI: 10.1109/IEDM.2002.1175890
ISBN: 0-7803-7462-2
Appears in Collections:Proceedings papers

Files in This Item:

File Description SizeFormat
1175890.pdf214.79 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback