Please use this identifier to cite or link to this item:
|Title:||Characterization of lateral asymmetric channel (LAC) thin film SOI MOSFETs|
RAMGOPAL RAO, V
|Citation:||Proceedings of the 6th International Conference on Solid-State and Integrated-Circuit Technology (V 1), Shanghai, China, 22-25 October 2001, 655-660|
|Abstract:||This paper presents results on the characterization of Lateral Asymmetric Channel (LAC) thin film silicon-on-insulator (SOI) MOSFETs. These devices are compared with conventional SOI MOSFETs having uniform channel doping. The measurements have been taken for a number of channel lengths, silicon film thicknesses, and tilt angles of implantation. The aspects studied include threshold voltage roll-off, kink effect, gate induced drain leakage (GIDL) and parasitic bipolar transistor action. Measurements have been supplemented by device simulations. The LAC devices show excellent characteristics, with many advantages over the conventional devices.|
|Appears in Collections:||Proceedings papers|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.