Please use this identifier to cite or link to this item:
Title: Automated synthesis of assertion monitors using visual specifications
Authors: GADKARI, A
Keywords: Network Protocols
Time Domain Analysis
Graphical User Interfaces
Computer Hardware
Issue Date: 2005
Publisher: IEEE Computer Society
Citation: Proceedings of the Conference on Design, Automation and Test in Europe, Munich, Germany, 7-11 March 2005, 390-395
Abstract: Automated synthesis of monitors from high-level properties plays a significant role in assertion-based verification. We present here a methodology to synthesize assertion monitors from visual specifications given in CESC (Clocked Event Sequence Chart). CESC is a visual language designed for specifying system level interactions involving single and multiple clock domains. It has well-defined graphical and textual syntax and formal semantics based on synchronous language paradigm enabling formal analysis of specifications. In this paper we provide an overview of CESC language with few illustrative examples. The algorithm for automated synthesis of assertion monitors from CESC specifications is described. A few examples from standard bus protocols (OCP-IP and AMBA) are presented to demonstrate the application of monitor synthesis algorithm.
URI: 10.1109/DATE.2005.74
ISBN: 0769522882
Appears in Collections:Proceedings papers

Files in This Item:
File Description SizeFormat 
2619674321.pdf180.06 kBAdobe PDFThumbnail

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.