DSpace
 

DSpace at IIT Bombay >
IITB Publications >
Article >

Please use this identifier to cite or link to this item: http://dspace.library.iitb.ac.in/jspui/handle/10054/139

Title: Using soft secondary electron programming to reduce drain disturb in floating-gate nor flash EEPROMs
Authors: MAHAPATRA, S
BHARATH KUMAR, P
NAIR, DR
Keywords: computer programming
electron tunneling
rom
Issue Date: 2006
Publisher: IEEE
Citation: IEEE Transactions on Device and Materials Reliability 6(1), 81-86
Abstract: A novel concept of soft secondary electron programming (SSEP) is introduced and shown to be a promising programming scheme for scaled NOR flash electrically erasable programmable read-only memories. Although the mechanism is similar to that of the channel-initiated secondary electron (CHISEL) programming, SSEP uses an "optimum" substrate bias that results in a lower drain disturb compared with both channel hot electron (CHE) and conventional CHISEL programming schemes. The concept behind minimizing drain disturb is discussed. SSEP is shown to give faster programming and lower disturb than CHE at all operating conditions, as well as better program/disturb margin compared with conventional CHISEL programming at similar program speed or disturb time. The effect of repeated program/erase cycling using SSEP is compared against CHE and CHISEL cycling.
URI: http://dx.doi.org/10.1109/TDMR.2006.871149
http://hdl.handle.net/10054/139
http://dspace.library.iitb.ac.in/xmlui/handle/10054/139
ISSN: 1530-4388
Appears in Collections:Article

Files in This Item:

File Description SizeFormat
33920200.53 kBUnknownView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback