|
DSpace at IIT Bombay >
IITB Publications >
Article >
Please use this identifier to cite or link to this item:
http://dspace.library.iitb.ac.in/jspui/handle/10054/119
|
| Title: | Device scaling effects on hot-carrier induced interface and oxide-trapped charge distributions in MOSFETs |
| Authors: | MAHAPATRA, S PARIKH, CD RAMGOPAL RAO, V VISWANATHAN, CR VASI, J |
| Keywords: | mosfet hot carriers interface states semiconductor device measurement |
| Issue Date: | 2000 |
| Publisher: | IEEE |
| Citation: | IEEE Transactions on Electron Devices 47(4), 789-96 |
| Abstract: | The influence of channel length and oxide thickness on the hot-carrier induced interface (Nit) and oxide (Not) trap profiles is studied in n-channel LDD MOSFET's using a novel charge pumping (CP) technique. The technique directly provides separate Nit and Not profiles without using simulation, iteration or neutralization, and has better immunity from measurement noise by avoiding numerical differentiation of data. The Nit and Not profiles obtained under a variety of stress conditions show well-defined trends with the variation in device dimensions. The Nit generation has been found to be the dominant damage mode for devices having thinner oxides and shorter channel lengths. Both the peak and spread of the Nit profiles have been found to affect the transconductance degradation, observed over different channel lengths and oxide thicknesses. Results are presented which provide useful insight into the effect of device scaling on the hot-carrier degradation process. |
| URI: | http://dx.doi.org/10.1109/16.830995 http://hdl.handle.net/10054/119 http://dspace.library.iitb.ac.in/xmlui/handle/10054/119 |
| ISSN: | 0018-9383 |
| Appears in Collections: | Article
|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
|