Please use this identifier to cite or link to this item:
Title: Investigation and modeling of interface and bulk trap generation during negative bias temperature instability of p-MOSFETs
Keywords: Thermodynamic Stability
High Temperature Effects
Semiconductor Device Models
Electric Potential
Issue Date: 2004
Publisher: IEEE
Citation: IEEE Transactions on Electron Devices 51(9), 1377-79
Abstract: Negative bias temperature instability is studied in thick and thin gate oxide p-MOSFETs. The relative contributions of interface- and bulk-trap generation to this device degradation mode are analyzed for a wide range of stress bias and stress temperature. The effects of gate voltage and oxide field, as well as those of inversion layer holes, impact ionized hot holes, and hot electrons on interface- and bulk-trap generation, are identified. The bulk-trap generation process is interpreted within the modified anode-hole injection model and the mechanism of interface-trap generation is modeled within the framework of the classical reaction-diffusion theory. The diffusion species for interface-trap generation is unambiguously identified. Moreover, a high-temperature, diffusion-triggered, enhanced interface-trap generation mechanism is discussed for thin gate oxide p-MOSFETs. Finally, a novel scaling methodology is proposed for interface-trap generation that helps in obtaining a simple, analytical model useful for reliability projection.
ISSN: 0018-9383
Appears in Collections:Article

Files in This Item:
File Description SizeFormat 
29334589.25 kBUnknownView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.