Please use this identifier to cite or link to this item:
|Title:||Sub-20 nm gate length FinFET design : can High-kappa spacers make a difference?|
|Citation:||IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST,697-700|
|Abstract:||Sub-20 nm gate length FinFETs, are constrained by the very thin fin thickness (T(FIN)) necessary to maintain acceptable short-channel performance. For the 45 nm technology node and below, a novel device design methodology for undoped underlapped FinFETs with high-kappa spacers is presented to achieve higher circuit speed and SRAM cells with higher stability, lower leakage, faster access times and higher robustness to process variations compared to overlapped FinFETs. While comparing different FinFETs, we propose ON-current per fin as the parameter to be optimized instead of ON-current normalized to electrical width.|
|Appears in Collections:||Proceedings papers|
Files in This Item:
|Sub-20 nm gate length .pdf||353.91 kB||Adobe PDF|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.