DSpace
 

DSpace at IIT Bombay >
IITB Publications >
Proceedings papers >

Please use this identifier to cite or link to this item: http://dspace.library.iitb.ac.in/jspui/handle/100/2467

Title: Optimization of hetero junction n-channel tunnel FET with high-k spacers
Authors: VIRANI, HG
KOTTANTHARAYIL, A
Keywords: field-effect transistor
kappa gate dielectrics
strained silicon
device
design
Issue Date: 2009
Publisher: IEEE
Citation: 2009 2ND INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY,76-81
Abstract: Use of high-k spacers to boost the ON state current of SiGe-Si hetero junction tunnel FETs is proposed for the first time. Extensive device simulations have been conducted to understand the device physics. It is shown that the fringing fields through the spacer enhances the ON state current without modifying the OFF state current or the subthreshold swing. The spacer k can be traded off against the Ge mole fraction in SiGe. It is shown that the OFF state current can be further reduced by employing a drain side overlap in combination with the high-k spacer. Device designs that satisfy the ITRS requirements for 20nm gate length technology for HP, LOP and LSTP applications are proposed using Ge mole fraction of 0.4 to 0.48 in SiGe and spacer k of 14, which can be integrated with presently available technologies.
URI: http://dspace.library.iitb.ac.in/xmlui/handle/10054/15801
http://hdl.handle.net/100/2467
ISBN: 978-1-4244-3831-0
Appears in Collections:Proceedings papers

Files in This Item:

There are no files associated with this item.

View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback