DSpace at IIT Bombay >
IITB Publications >
Proceedings papers >
Please use this identifier to cite or link to this item:
|Title: ||Bottleneck identification techniques leading to simplified performance models for efficient design space exploration in VLSI memory systems|
|Authors: ||HAZARI, G|
|Issue Date: ||2010|
|Publisher: ||IEEE COMPUTER SOC|
|Citation: ||23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN,15-20|
|Abstract: ||High performance VLSI systems are being built as multiprocessor systems-on-chip The number of processors and their performance is rising rapidly while the change is slower for the memories The memory system is often a performance bottleneck in terms of either its bandwidth or latency We propose sensitivity analysis as a means to pinpoint the bottleneck We Introduce a novel randomized technique to measure the sensitivities within cycle accurate simulators The sensitivity measures identify the bottleneck regions of the design space, within which simplified performance models can be used for optimization We demonstrate this methodology on the Augmint-MemSim simulator, which is a cycle accurate model for multi-processor systems with a distributed memory sub-system We empirically show that (i) Performance predictions from simplified models are strongly correlated with the simulator in the high sensitivity regions (u) The simplified models speed up design space exploration by 2 - 3 orders of magnitude over the simulator resulting in better design solutions|
|Appears in Collections:||Proceedings papers|
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.