DSpace at IIT Bombay >
IITB Publications >
Proceedings papers >
Please use this identifier to cite or link to this item:
|Title: ||Analog device and circuit performance degradation under substrate bias enhanced hot carrier stress|
|Authors: ||NARASIMHULU, K|
|Keywords: ||submicron cmos technology|
|Issue Date: ||2006|
|Citation: ||2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL,465-470|
|Abstract: ||In this paper, we investigate the influence of forward and reverse body bias stress on the hot carrier induced degradation of MOS analog performance parameters. The underlying physical mechanisms are identified with the help of experimental results, TCAD and Monte-Carlo simulations. We show that under for-ward body bias stress conditions, the auger recombination enhanced hot carrier injection (HCI) degrades the device and circuit performance considerably. Degradation in various analog circuits' performance is quantified by considering the individual transistors under different stress conditions.|
|Appears in Collections:||Proceedings papers|
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.