DSpace at IIT Bombay >
IITB Publications >
Proceedings papers >
Please use this identifier to cite or link to this item:
|Title: ||Dynamic threshold voltage MOSFETs for future low power sub 1V CMOS applications|
|Authors: ||SURYAGANDH, SS|
|Issue Date: ||2000|
|Publisher: ||SPIE-INT SOC OPTICAL ENGINEERING|
|Citation: ||PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II,3975,655-658|
|Abstract: ||Threshold voltage scaling in deep sub-micron CMOS technologies is often dictated by the allowable off-state leakage currents and power dissipation. A recently proposed novel operation of a MOSFET is discussed in this paper, which is suitable for ultra low voltage operation (0.6 V or below) of ULSI circuits. In this mode of operation (referred to as Dynamic Threshold Voltage MOS, DTMOS), threshold voltage is made a function of gate voltage by tying the gate to the substrate of the MOSFET. Extensive comparisons are made in this work, using detailed device and circuit level simulations, on bulk DTMOS and conventional MOS structures. Our results show substantially higher drive currents and speeds for DTMOS operation, in comparison to the conventional MOSFET circuits, when the supply voltage is scaled below 1 V in the deep submicron technologies.|
|Appears in Collections:||Proceedings papers|
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.