DSpace
 

DSpace at IIT Bombay >

Browsing by Author SHERLEKAR, SD

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:   
Sort by: In order: Results/Page Authors/Record:
Showing results 1 to 5 of 5
Issue DateTitleAuthor(s)
1992A BEHAVIORAL FAULT SIMULATOR FOR IDEALKHOCHE, A; SHERLEKAR, SD; VENKATESH, G; VENKATESWARAN, R
1995CONCURRENT ERROR-DETECTION USING MONITORING MACHINESPAREKHJI, RA; VENKATESH, G; SHERLEKAR, SD
1988CONDITIONALLY ROBUST 2-PATTERN TESTS AND CMOS DESIGN FOR TESTABILITYSHERLEKAR, SD; SUBRAMANIAN, PS
1989IDEAS - A TOOL FOR VLSI CADKUMAR, A; KASHYAP, V; SHERLEKAR, SD; VENKATESH, G; BISWAS, S; BHATT, PCP; KUMAR, S
1996Monitoring machine based synthesis technique for concurrent error detection in finite state machinesPAREKHJI, RA; VENKATESH, G; SHERLEKAR, SD
Showing results 1 to 5 of 5

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback