DSpace
 

DSpace at IIT Bombay >

Browsing by Author RAO, SSSP

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:   
Sort by: In order: Results/Page Authors/Record:
Showing results 1 to 20 of 20
Issue DateTitleAuthor(s)
1993Application of neural networks to the time-slot assignment in ss tdma systems with intersatellite linksBHANDARI, SM; POONACHA, PG; MURTHY, KVV; RAO, SSSP
2004Development of an abstract model for a non-volatile static random access memoryTHARAKAN, KTO; CHANDORKAR, AN; RAO, SSSP
1998Formal specification and verification of hardware designsRAMESH, S; RAO, SSSP; SIVAKUMAR, G; BHADURI, P
1997FPGA implementation of median filterMAHESHWARI, R; RAO, SSSP; POONACHA, PG
2002Generation of high power test vector set for combinational VLSI circuitsTHARAKAN, KTO; RAO, SSSP
1987GKS IMPLEMENTATION - A CASE-STUDYPARDIKAR, S; VAIDYA, M; RAO, SSSP
1996Impact of delays in parallel I/O system : an empirical studyVENUGOPAL, CR; RAO, SSSP
1989Interface optimization - an algorithm for the detection of data path redundancy and reconfigurability towards obtaining minimal bus interfacesRAO, SSSP; ISAAC, JR
1982MICROPROGRAMMABLE PERIPHERAL CONTROLLERRAO, SSSP; PRADHAN, T
1984MICRO-STORE OPTIMIZATION BASED ON MICRO-OPERATION UTILIZATION PROFILERAO, SSSP; RAMESH, V
1985MICRO-STORE WIDTH OPTIMIZATION THROUGH BIT STEERINGRAO, SSSP; ISAAC, JR
1987MODULAR APPROACH TO COLOR GRAPHICS SYSTEM-DESIGN - HARDWARE ASPECTSNEMANI, RK; RAO, SSSP
2005Multiple fault testing of logic resources of SRAM-based FPGAsGOYAL, S; CHOUDHURY, M; RAO, SSSP; KUMAR, K
1992An over-the-cell channel routerPAI, RR; RAO, SSSP
2003Performance analysis of parallel file system for I/O load balancing in distributed applicationsDEEPALAKSHMI, S; BASWARAJ, K; RAO, SSSP; JAGDISH, BS; SONAVANE, DD; DHEKNE, PS; KAURA, HK
1982PERFORMANCE MONITORING OF THE EC 1030 SYSTEM BY A MICROPROCESSOR BASED MONITORRAO, SSSP; RADHAKRISHNAN, LS; SHUKLA, SV
1992PLX - A PROPOSAL TO IMPLEMENT A GENERAL BROADCASTING FACILITY IN A DISTRIBUTED ENVIRONMENT RUNNING X WINDOWSLASHKARI, YZ; RAO, SSSP; MHASKAR, VY; SHELAT, AC
2005Power reduction technique using multi-vt librariesSRIVASTAV, M; RAO, SSSP; BHATNAGAR, H
1999Priority scheduling in parallel I/O systemsVENUGOPAL, CR; RAO, SSSP; PATKAR, S
2003Programming process control in embedded systemsCHATURVEDI, N; RAO, SSSP; PATWARDHAN, SC
Showing results 1 to 20 of 20

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback