Browsing by Author MAHAPATRA, S

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 20 of 160  next >
Issue DateTitleAuthor(s)
1999100 nm channel length MNSFETs using a jet vapor deposited ultra-thin silicon nitride gate dielectricMAHAPATRA, S; RAMGOPAL RAO, V; MANJULA RANI, KN; PARIKH, CD; VASI, J; CHENG, B; KHARE, M; WOO, JCS
2010Applicability of dual layer metal nanocrystal flash memory for NAND 2 or 3-bit/cell operation : understanding the anomalous breakdown and optimization of P/E conditionsSINGH, P; SANDHYA, C; AULUCK, K; BISHT, G; SIVATHEJA, M; HOFMANN, R; MUKHOPADHYAY, G; MAHAPATRA, S; SINGH, PK; BISHT, KAG; SIVATHEJA, M; MUKHOPADHYAY, G; MAHAPATRA, S; HOFMANN, R
2008Assessment of SET logic robustness through noise margin modelingSATHE, C; DAN, SS; MAHAPATRA, S
2008Au nanocrystal flash memory reliability and failure analysisSINGH, PK; SINGH, KK; HOFMANN, R; ARMSTRONG, K; KRISHNA, N; MAHAPATRA, S
2013Band gap bowing and band offsets in relaxed and strained Si1-xGex alloys by employing a new nonlinear interpolation schemeSANT, S; LODHA, S; GANGULY, U; MAHAPATRA, S; HEINZ, FO; SMITH, L; MOROZ, V; GANGULY, S
2002CHISEL flash EEPROM - Part I: Performance and scalingMAHAPATRA, S; SHUKURI, S; BUDE, J
2002CHISEL flash EEPROM - Part II: ReliabilityMAHAPATRA, S; SHUKURI, S; BUDE, J
2003CHISEL programming operation of scaled NOR flash EEPROMs - Effect of voltage scaling, device scaling and technological parametersMOHAPATRA, NR; NAIR, DR; MAHAPATRA, S; RAO, VR; SHUKURI, S; BUDE, JD
2003CHISEL programming operation of scaled NOR flash EEPROMs-effect of voltage scaling, device scaling and technological parametersMAHAPATRA, S; MOHAPATRA, NR; NAIR, DR; RAMGOPAL RAO, V; SHUKURI, S; BUDE, JD
2009Click' Chemistry on Sugar-Derived Alkynes: A Tandem 'Click-Click' Approach to BistriazolesKALIAPPAN, KP; KALANIDHI, P; MAHAPATRA, S
2009A Common Framework of NBTI Generation and Recovery in Plasma-Nitrided SiON p-MOSFETsDEORA, S; MAHETA, VD; ISLAM, AE; ALAM, MA; MAHAPATRA, S
2009A Comparative NBTI Study of HfO(2), HfSiO(x), and SiON p-MOSFETs Using UF-OTF I(DLIN) TechniqueDEORA, S; MAHETA, VD; BERSUKER, G; OLSEN, C; AHMED, KZ; JAMMY, R; MAHAPATRA, S
2013A Comparative Study of Different Physics-Based NBTI ModelsMAHAPATRA, S; GOEL, N; DESAI, S; GUPTA, S; JOSE, B; MUKHOPADHYAY, S; JOSHI, K; JAIN, A; ISLAM, AE; ALAM, MA
2016A Comparative Study of NBTI and PBTI Using Different Experimental TechniquesMUKHOPADHYAY, S; GOEL, N; MAHAPATRA, S
2002A comparative study of scaling properties of MOS transistors in CHE and CHISEL injection regimeMOHAPATRA, NR; MAHAPATRA, S; RAO, VR
2001Comparison of sub-bandgap impact ionization in sub-100 nm conventional and lateral asymmetrical channel nMOSFETsANIL, K; MAHAPATRA, S; RAO, VR; EISELE, I
2010A comprehensive analysis on scaling prospects of dual-bit channel engineered SONOS NOR-flash EEPROM cellsDATTA, A; MAHAPATRA, S
2017A Comprehensive DC and AC PBTI Modeling Framework for HKMG n-MOSFETsMUKHOPADHYAY, S; PARIHAR, N; GOEL, N; MAHAPATRA, S
2007A comprehensive model for PMOS NBTI degradation: Recent progressALAM, MA; KUFLUOGLU, H; VARGHESE, D; MAHAPATRA, S