DSpace at IIT Bombay >

Browsing by Author HARISH, BP

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:   
Sort by: In order: Results/Page Authors/Record:
Showing results 1 to 2 of 2
Issue DateTitleAuthor(s)
2006Analytical modeling of CMOS circuit delay distribution due to concurrent variations in multiple processesHARISH, BP; BHAT, N; PATIL, MB
2007On a generalized framework for modeling the effects of process variations on circuit delay performance using response surface methodologyHARISH, BP; BHAT, N; PATIL, MB
Showing results 1 to 2 of 2


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback