DSpace
 

DSpace at IIT Bombay >

Browsing by Author RAO, VR

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:   
Sort by: In order: Results/Page Authors/Record:
Showing results 51 to 70 of 119
< previous   next >
Issue DateTitleAuthor(s)
2008Gate fringe-induced barrier lowering in underlap FinFET structures and its optimizationSACHID, AB; MANOJ, CR; SHARMA, DK; RAO, VR
2002High field stressing effects in JVD nitride capacitorsMANJULARANI, KN; RAO, VR; VASI, J
2009Highly resistive body STI Ndemos : an optimized demos device to achieve moving current filaments for robust ESD protectionSHRIVASTAVA, M; SCHNEIDER, J; BAGHINI, MS; GOSSNER, H; RAO, VR
2009Highly robust nanoscale planar double-Gate MOSFET Device and SRAM cell immune to Gate-misalignment and process variationsSACHID, AB; KULKARNI, GS; BAGHINI, MS; SHARMA, DK; RAO, VR
1997Hot ductility of an electroslag crucible melted age hardenable Cu-Cr alloyPRASAD, VVS; MISRA, RDK; RAO, VR; RAO, PK; GUPT, KM
2009Hydroxy-phenyl Zn(II) Porphyrin self-assembled monolayer as a diffusion barrier for copper-low k interconnect technologyROY, U; KHADERBAD, MA; YEDUKONDALU, M; WALAWALKAR, MG; RAVIKANTH, M; MUKHERJI, S; RAO, VR
2010Impact of Fringe Capacitance on the Performance of Nanoscale FinFETsMANOJ, CR; SACHID, AB; YUAN, F; CHANG, CY; RAO, VR
2007Impact of halo doping on the subthreshold performance of deep-submicrometer CMOS devices and circuits for ultralow power analog/mixed-signal applicationsCHAKRABORTY, S; MALLIK, A; SARKAR, CK; RAO, VR
2007Impact of high-k gate dielectrics on the device and circuit performance of nanoscale FinFETsMANOJ, CR; RAO, VR
2010Implications of fin width scaling on variability and reliability of high-k metal gate FinFETsCHABUKSWAR, S; MAJI, D; MANOJ, CR; ANIL, KG; RAO, VR; CRUPI, F; MAGNONE, P; GIUSI, G; PACE, C; COLLAERT, N
2002Improvement in gate dielectric quality of ultra thin a : SiN : H MNS capacitor by hydrogen etching of the substrateWAGHMARE, PC; PATIL, SB; DUSANE, RO; RAO, VR
2009An Improvement to the Numerical Robustness of the Surface Potential Approximation for Double-Gate MOSFETsHARIHARAN, V; VASI, J; RAO, VR
2007Improving the DC performance of bulk FinFETs by optimum body dopingMANOJ, CR; NAGPAL, M; RAO, VR
2007Investigations of enhanced device characteristics in pentacene-based field effect transistors with sol-gel interfacial layerCAHYADI, T; TEY, JN; MHAISALKAR, SG; BOEY, F; RAO, VR; LAL, R; HUANG, ZH; QI, GJ; CHEN, ZK; NG, CM
2010Low-Operating-Voltage Operation and Improvement in Sensitivity With Passivated OFET Sensors for Determining Total Dose RadiationRAVAL, HN; RAO, VR
2000Low temperature hot-wire CVD nitrides for deep sub-micron CMOS technologiesPATIL, SB; VAIDYA, S; KUMBHAR, A; DUSANE, RO; CHANDORKAR, AN; RAO, VR
2001Low temperature silicon nitride deposited by Cat-CVD for deep submicron metal-oxide-semiconductor devicesPATIL, SB; KUMBHAR, A; WAGHMARE, P; RAO, VR; DUSANE, RO
2002Microcantilever based biosensorsPORWAL, A; NARSUDE, M; RAO, VR; MUKHERJI, S
2003Modeling of parasitic capacitances in deep submicrometer conventional and high-K dielectric MOS transistorsMOHAPATRA, NR; DESAI, MP; NARENDRA, SG; RAO, VR
2001Multi-frequency transconductance technique for interface characterization of deep sub-micron SOI-MOSFETsKUMAR, A; MAHAPATRA, S; LAL, R; RAO, VR
Showing results 51 to 70 of 119
< previous   next >

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback