DSpace
 

DSpace at IIT Bombay >

Browsing by Author MAHAPATRA, S

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:   
Sort by: In order: Results/Page Authors/Record:
Showing results 33 to 52 of 138
< previous   next >
Issue DateTitleAuthor(s)
2004Drain disturb during CHISEL programming of NOR flash EEPROMs-physical mechanisms and impact of technological parametersMAHAPATRA, S; NAIR, DR; SHUKURI, S; BUDE, JD
2007Dual-bit/cell SONOS flash EEPROMs: impact of channel engineering on programming speed and bit coupling effectDATTA, A; BHARATH KUMAR, P; MAHAPATRA, S
2009Dual layer Pt metal nanocrystal flash for multi-level-cell NAND applicationSINGH, PK; BISHT, G; MAHAPATRA, S; HOFMANN, R; SINGH, K
2008The effect of band gap engineering of the nitride storage node on performance and reliability of charge trap flashSANDHYA, C; GANGULY, U; SINGH, KK; OLSEN, C; SEUTTER, SM; CONTI, G; AHMED, K; KRISHNA, N; VASI, J; MAHAPATRA, S
2003The effect of CHE and CHISEL programming operation on drain disturb in flash EEPROMsNAIR, DR; MOHAPATRA, NR; MAHAPATRA, S; SHUKURI, S; BUDE, JD
2004Effect of P/E cycling on drain disturb in flash EEPROMs under CHE and CHISEL operationMAHAPATRA, S; NAIR, DR; MOHAPATRA, NR; SHUKURI, S; BUDE, JD
2003Effect of programming biases on the reliability of CHE and CHISEL flash EEPROMsMOHAPATRA, NR; MAHAPATRA, S; RAMGOPAL RAO, V; SHUKURI, S; BUDE, JD
2009Effect of SiN on Performance and Reliability of Charge Trap Flash (CTF) Under Fowler-Nordheim Tunneling Program/Erase OperationSANDHYA, C; GANGULY, U; CHATTAR, N; OLSEN, C; SEUTTER, SM; DATE, L; HUNG, R; VASI, JA; MAHAPATRA, S
1987ELECTROLESS GOLD DEPOSITION FOR ELECTRONIC INDUSTRYGANU, GM; MAHAPATRA, S
2002Electron-electron interaction signature peak in the substrate current versus gate voltage characteristics of n-channel silicon MOSFETsANIL, KG; MAHAPATRA, S; EISELE, I
2006Endurance and retention characteristics of SONOS EEPROMs operated using BTBT induced hot hole eraseBHARATH KUMAR, P; MURAKAMI, E; KAMOHARA, S; MAHAPATRA, S
2001Experimental verification of the nature of the high energy tail in the electron energy distribution in n-channel MOSFETsANIL, KG; MAHAPATRA, S; EISELE, I
2005Explanation of P/E cycling impact on drain disturb in flash EEPROMs under CHE and CHISEL programming operationMAHAPATRA, S; NAIR, DR; SHUKURI, S; BUDE, JD
2005Explanation of P/E cycling impact on drain disturb in flash EEPROMs under CHE and CHISEL programming operationNAIR, DR; MAHAPATRA, S; SHUKURI, S; BUDE, JD
1989A FAULT MODEL FOR MULTIVALUED NMOS DYNAMIC RANDOM-ACCESS MEMORIESNAIDU, RV; MAHAPATRA, S
1988FAULT TOLERANCE IN N-MOS RANDOM-ACCESS MEMORIES WITH DYNAMIC REDUNDANCY METHODSNAIDU, RV; MAHAPATRA, S
1990A GAAS DIRECTIONAL COUPLERCHOUDHURY, D; MAHAPATRA, S
2008Gate insulator process dependent NBTI in SiON p-MOSFETsMAHAPATRA, S; MAHETA, VD
2005Hole energy dependent interface trap generation in MOSFET Si/SiO2 interfaceMAHAPATRA, S; VARGHESE, D; ALAM, MA
1999Hot-carrier induced interface degradation in jet vapor deposited SiN MNSFETs as studied by a novel charge pumping techniqueMAHAPATRA, S; RAMGOPAL RAO, V; PARIKH, CD; VASI, J; CHENG, B; KHARE, M; WOO, JCS
Showing results 33 to 52 of 138
< previous   next >

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback